


*ITS EINAUDI*

*Elettronica e Telecomunicazioni*

*Tecnologia e Disegno per la Progettazione Elettronica*

*Porte Logiche*

# PORTE LOGICHE - i parametri dei fogli tecnici




**M54HC00**  
**M74HC00**

---

**QUAD 2-INPUT NAND GATE**

- **HIGH SPEED**  
t<sub>pd</sub> = 6 ns (TYP.) AT V<sub>CC</sub> = 5 V
- **LOW POWER DISSIPATION**  
I<sub>CC</sub> = 1 μA (MAX.) AT T<sub>A</sub> = 25 °C
- **HIGH NOISE IMMUNITY**  
V<sub>NH</sub> = V<sub>NL</sub> = 28 % V<sub>CC</sub> (MIN.)
- **OUTPUTS DRIVE CAPABILITY**  
10 LSTTL LOADS
- **BALANCED PROPAGATION DELAYS**  
t<sub>PLH</sub> = t<sub>PHL</sub>
- **WIDE OPERATING VOLTAGE RANGE**  
V<sub>CC</sub> (OPR) = 2 V TO 6 V
- **PIN AND FUNCTION COMPATIBLE**  
WITH 54/74LS00
- **SYMMETRICAL OUTPUT IMPEDANCE**  
|I<sub>OH</sub>| = |I<sub>OL</sub>| = 4 mA (MIN.)




**B1R** (Plastic Package)      **F1R** (Ceramic Package)  
**M1R** (Micro Package)      **C1R** (Chip Carrier)

**ORDER CODES :**  
M54HC00F1R      M74HC00M1R  
M74HC00B1R      M74HC00C1R


**DESCRIPTION**

The M54/74HC00 is a high speed CMOS QUAD 2-INPUT NAND GATE fabricated in silicon gate C<sup>2</sup>MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. The internal circuit is composed of 3 stages including buffer output, which enables high noise immunity and stable output. All inputs are equipped with protection circuits against static discharge and transient excess voltage.

**INPUT AND OUTPUT EQUIVALENT CIRCUIT**



**PIN CONNECTIONS (top view)**



NC = No Internal Connection

December 1992

1/3

**Valori Massimi Assoluti**  
V<sub>CC</sub> max, V<sub>in</sub> max, T max

**Condizioni Operative Consigliate**

V<sub>CC</sub> - tolleranza %

V<sub>in</sub> - V<sub>IH</sub> - V<sub>IL</sub>

T<sub>A</sub>

I<sub>out</sub> - I<sub>OH</sub> - I<sub>OL</sub>

(t<sub>f</sub>, t<sub>r</sub>)<sub>in</sub>

	Max. Input Current, V <sub>in</sub> = 0 V	V <sub>CC</sub> = 5 V, I <sub>in</sub> = -35 mA	(Note 2)		
				-3.5	V

**Caratteristiche Elettriche (Statiche)**

V<sub>IH</sub>, V<sub>IL</sub>

V<sub>OH</sub>, V<sub>OL</sub>

I<sub>IH</sub>, I<sub>IL</sub>

I<sub>OSC</sub>

I<sub>CC</sub>

Symbol	Parameter	C <sub>L</sub> = 15 pF	C <sub>L</sub> = 50 pF	Units
--------	-----------	------------------------	------------------------	-------

**Caratteristiche in Commutazione (Dinamiche)**

(t<sub>f</sub>, t<sub>r</sub>)<sub>out</sub> - T<sub>pHL</sub>, T<sub>pLH</sub>


C<sub>in</sub>, C<sub>pd</sub>

www.stmicro.com

2


# Approssimazione sui transistor usati nei circuiti digitali

Transistor Saturo




Interruttore  
chiuso

Transistor Interdetto




Interruttore  
aperto


## Porta NOT TTL totem-pole




## Porta NOT TTL totem-pole







## Porta NAND TTL totem-pole



## Porta NOT TTL totem-pole con uscita Three state




# PORTE LOGICHE - logiche "tri-state"






## Applicazioni delle porte a tre stati




a) Connessioni multiple a un singolo bus di uscita

b) Buffer bidirezionale

c) Terminale ingresso-uscita




Il rapporto  $I_{OL}/I_{IL}$  definisce il **“fan-out”** ovvero il massimo numero di porte pilotabili




Anche il rapporto  $I_{OH}/I_{IH}$  è coerente con il fan-out







# Logiche WIRED AND



## Porta NOT TTL open collector



# PORTE LOGICHE - le anomalie





molteplici anomalie:


- livelli logici NON ideali
- ritardo di commutazione
- segnali trapezoidali
- derive termiche, ecc

# PORTE LOGICHE - i livelli logici

famiglia	$V_{IH}$	$V_{IL}$	$V_{OH}$	$V_{OL}$
TTL	2,0 V	0,8 V	2,4 V	0,4 V
LS-TTL	2,0 V	0,8 V	2,7 V	0,5 V



param.	conditions	min	typ	max	units
$V_{OH}$	$V_{cc}=4.5V, 70^{\circ}C, I_o = -0.4mA, V_{in}=0.8V$	2.4	3.3		V
$V_{OL}$	$V_{cc}=4.5V, 70^{\circ}C, I_o=16mA, V_{in}=2V$		0.22	0.4	V







# PORTE LOGICHE


- la tensione d'uscita è funzione della corrente

$$V_o = V_{CC} - R \cdot I_o - V_{CE(SAT)} - 0.7$$




## PORTE LOGICHE - le correnti d'ingresso

schema interno  
di una porta TTL  
(Nand a 2 ingressi)




circuito equivalente d'ingresso

param	min	max	units
$I_{IH}$		40	$\mu A$
$R_{IN}$	100		Kohm
$I_{IL}$		-1.6	mA



# PORTE LOGICHE


## - le correnti d'uscita



schema interno di una porta TTL (Nand a 2 ingressi)




param	min	max	units
$I_{OH}$		-13	mA
$I_{OL}$		25	mA
$I_{OSC}$		-55	mA



# PORTE LOGICHE


## - le correnti d'uscita




schema interno di una porta TTL (Nand a 2 ingressi)



param	min	max	units
$I_{OH}$		-13	mA
$I_{OL}$		25	mA
$I_{OSC}$		-55	mA






# PORTE LOGICHE - il tempo di propagazione








$t_{pd}$  = Propagation Delay Time  
(tempo di propagazione)  
è il ritardo con cui l'uscita della logica commuta rispetto all'istante in cui commuta l'ingresso

param.	typ	max	units
$t_{pLH}$	8	12	nsec
$t_{pHL}$	12	18	nsec




# PORTE LOGICHE

- i tempi di salita e discesa



## PORTE LOGICHE

### - i tempi : definizioni




## PORTE LOGICHE

### - i tempi : definizioni

- $t_f$  tempo di discesa del segnale di uscita misurato tra il 90% e il 10 % della tensione di uscita massima  $V_{OH}$
- $t_r$  tempo di salita del segnale di uscita. E' il tempo necessario affinché l'uscita passi dal 10% al 90 % del valore massimo  $V_{OH}$
- $t_{pHL}$  tempo di ritardo di propagazione dal livello alto al livello basso. E' misurato come l'intervallo di tempo tra il 50% di  $V_{IHM}$  e il 50 % di  $V_{OHM}$
- $t_{pLH}$  tempo di ritardo di propagazione dal livello basso al livello alto. E' misurato come l'intervallo di tempo tra il 50% di  $V_{IHM}$  e il 50 % di  $V_{OHM}$
- $t_{pHL}$  e  $t_{pLH}$  sono, in genere, diversi tra loro e il costruttore fornisce il loro valor medio definito come tempo di ritardo di propagazione  $t_p$




## PORTE LOGICHE - il fan-out








n° porte	$R_{IN}$	$I_{IL}$
1	4K	-1.6mA
2	2K	-3.2mA
5	0.8K	-8mA
10	0.4K	-16mA
<b>15</b>	<b>0.27K</b>	<b>-24mA</b>




Il FAN-OUT rappresenta il massimo numero di porte logiche pilotabili da un'uscita, ed è equivalente al rapporto fra la massima corrente d'uscita e la massima corrente d'ingresso





# PORTE LOGICHE - le derivate termiche



## Porte CMOS




CMOS a enancement




CMOS a depletion

Il canale n con un “1” il transistor si comporta come un interruttore chiuso, mentre con uno “0”, come un interruttore aperto.

In modo simmetrico funziona il canale P





# Porte CMOS



$G = "1"$




$G = "0"$




$G = "1"$






$G = "0"$





# NOT CMOS






## NAND e NOR CMOS



## PORTE LOGICHE - logiche BiCmos





# PORTE LOGICHE - varie famiglie

## LOGICHE STANDARD


### LOGICHE TTL (bipolari)

- 7400 TTL
- 74S00 Schottky -TTL
- 74F00 Fast – TTL
- 74LS00 Low-Power S -TTL
- 74AS00 Advanced S -TTL
- 74ALS00 Advanced LS -TTL


### LOGICHE CMOS

- 4000 CMOS classiche
- 74HC00 High-Speed Cmos pin-compatibile TTL
- 74HCT00 High-Speed Cmos pin-compatibile TTL level-compatible TTL
- 74ACT00 Advanced CMOS

7400 TTL



4011 Cmos



## PORTE LOGICHE - un confronto

parametro	74xx	74LS	4000	74HCT	unità
V <sub>cc</sub> nominale	5±10%	5±5%	3...15	2...6	V
V <sub>cc</sub> massima	8	5.5	20	7	V
Pd/gate typ-	10	8	10 <sup>-3</sup>	10 <sup>-2</sup>	mW
Fan Out	10	10	50	10	--
tpd typ	10	5	60	8	nsec
freq. massima	20	40	5	30	MHz
V <sub>IH</sub> (minima)	2	2	V <sub>DD</sub> -30%	2	V
V <sub>IL</sub> (massima)	0.8	0.8	30% V <sub>DD</sub>	0.8	V
V <sub>OH</sub> (minima)	2.4	2.7	V <sub>DD</sub>	4.9	V
V <sub>OL</sub> (massima)	0.4	0.5	0.05	0.1	V
I <sub>IH</sub> massima	0.1	0.1	10 <sup>-6</sup>	10 <sup>-4</sup>	mA
I <sub>IL</sub> massima	-1.6	-0.4	-10 <sup>-6</sup>	-10 <sup>-4</sup>	mA
I <sub>OSC</sub> massima	-55	-100	-2	-40	mA

## PORTE LOGICHE - l'evoluzione

1960: **logiche RTL** (Resistor-Transistor Logic)

1965: **logiche DTL** (Diode-Transistor Logic)

1970: **logiche TTL** (Transistor-Transistor Logic)

1972: **logiche HLL** (High-Level Logic)

1975: **logiche CMOS** (Complementary Metal-Oxide Semiconductor)

1980: **logiche Schottky** (S-TTL, AS, LS, FAST)

1990: **logiche HCmos** (High-Speed Cmos Logic)


1995: **logiche BiCmos** (Bipolar & Cmos Logic)

Parametri-chiave:




velocità (tpd)  
tempi di salita/discesa (tf, tr)  
dissipazione (Pd/gate)  
fan-out  
tensione di alimentazione  
integrabilità

# PORTE LOGICHE - i livelli logici



## PORTE LOGICHE - Interfacciamenti



## PORTE LOGICHE - Interfacciamenti

Interfacciamento garantito se:

a) Uscita del dispositivo pilotante al livello alto :


$$V_{OHMIN} > V_{IHMIN} \quad |I_{OHM}| > |I_{IHM}|$$

b) Uscita del dispositivo pilotante al livello basso :

$$V_{OLM} < V_{ILM} \quad |I_{OLM}| > |I_{ILM}|$$

TTL che pilota CMOS  
con diversa alimentazione

$$R_c \geq \frac{V_{cc} - V_{OLM}}{I_{OL}}$$







- a) Interfacciamento tra un dispositivo TTL open-collector e uno CMOS nel caso di alimentazioni diverse  
b) schema con BJT





# PORTE LOGICHE - Interfacciamenti

CMOS che pilota TTL

Problematiche non sui livelli di tensione ma sulle correnti a livello basso



## Invertitore con isteresi (trigger di Schmitt)




a) Risposta di un invertitore con isteresi

b) Risposta di un invertitore semplice




commutazioni multiple






- Differenti soglie sul fronte di salita e sul fronte di discesa
- Soglie funzione dei parametri circuitali e di  $V_{DD}$
- A livello elettrico, non è, a rigore, una porta combinatoria


## Stato attuale delle famiglie logiche nel ciclo di vita



# PORTE LOGICHE - tensione di alimentazione




## PORTE LOGICHE - specializzazione









# PORTE LOGICHE - esigenze applicative



# PORTE LOGICHE - corrente d'uscita/velocità



# PORTE LOGICHE - Schottky-TTL



# PORTE LOGICHE - Schottky - TTL - Cmos

